

Description

OUTPUT STAGE WITH AUTOMATIC LEVEL CONTROL FOR POWER LINE SIGNALLING.

TECHNICAL FIELD

The invention relates to an output stage with automatic level control for power line signalling, including a controlled amplifier and a feedback circuit for sensing the output voltage of the output stage and feeding a controlled signal to a control input of the controlled amplifier.

BACKGROUND ART

An apparatus of the kind given above is described in the US patent 4451801. The voltage amplitude of the signal fed to the power line is responsive to the size of the supply voltage of the apparatus, and the voltage amplitude is limited automatically if it tends to be too high in relation to the supply voltage, which can depend on high power line impedance.

DISCLOSURE OF INVENTION

The object of the present invention is to provide an output stage of the kind mentioned in the introduction, where the voltage amplitude of the output signal can be selected in a simple way and simultaneously independent of the power line impedance, the input signal amplitude and the magnitude of the supply voltage, at least within certain limits. In addition, variation from high to very low values for the output signal shall be enabled. This is achieved by an alternating voltage responsive to the alternating voltage component on the output of the output stage and furthermore superposed on a direct voltage being compared with a second direct voltage, the voltage across a capacitor connected to a control input of the controlled amplifier being increased or decreased in response to the comparison result present. The amplitude of the alternating voltage component at the output of the output stage can thus be kept at a substantially constant value which is determined by both direct voltages.

The distinguishing features of the invention are apparent from the claims.

BRIEF DESCRIPTION OF DRAWINGS

The invention will now be described in detail with reference to the drawings, on which Figure 1 illustrates an embodiment of an output stage in accordance with the invention, and Figure 2 is a timing chart illustrating the voltages in certain points of the output stage in Figure 1.

BEST MODES FOR CARRYING OUT THE INVENTION

An embodiment of an output stage in accordance with the invention is illustrated in Figure 1. The output stage input comprises a differential input of a voltage controlled amplifier F_1 with a gain of up to about 25 times. The controlled amplifier is connected to a power amplifier F_2 , which is suitably a class-A stage, the task of which is to give the output stage a sufficient current drive capacity. The power amplifier output is connected conventionally to the

power line, e.g. a 220 volt mains, on which signalling shall take place via a tuned circuit $C_1 - L_1$, a transformer T and a capacitor C_2 . V_0 denoting the supply voltage of the output stage.

During operation, an output signal comprising an alternating voltage v_0 which is superposed on the supply voltage V_0 occurs at the output of the power amplifier F_2 . This output signal is supplied not only to the transformer T , but also to a feedback circuit between the power amplifier output and a control input of the controlled amplifier F_1 . The supplied voltage V_0 is blocked in the capacitor C_3 and the alternating voltage v_0 is supplied to a voltage divider R_3, R_1 . A comparator denoted by K is adapted to compare the sum of a first direct voltage V_1 and the alternating voltage v_1 which is obtained at the output of the voltage divider with a second direct voltage V_2 . The direct voltages V_1 and V_2 are obtained across their respective resistors R_1 and R_2 with the aid of two current generators I_1 and I_2 .

The gain of the controlled amplifier F_1 is determined by the voltage v_4 across a capacitor C_4 . The capacitor is charged by a current generator I_3 during the times when the voltage $V_1 + v_1$ is less than the voltage V_2 and is discharged via the comparator K during the times when the voltage $V_1 + v_1$ is greater than the voltage V_2 .

In the following it is assumed that the resistor R_1 has the resistance R_1 ohms, the current generator I_1 generates the current I_1 amps and so on. In the following, Figure 2 is also referred to, this being a timing chart of the voltages at certain points in the output stage. More specifically, the direct voltages V_0, V_1 and V_2 as well as the alternating voltages $V_0 + v_0, V_1 + v_1$ and v_4 are shown.

Since the supply voltage V_0 is blocked in the capacitor C_3 , the voltage fed back and thus also the voltage amplitude of the alternating voltage component v_0 in the output signal from the output stage will be independent of the supply voltage. The condition for the comparator K to function with the desired result in the feedback circuit is that its input voltages are kept within a certain amount of margin between zero volts and the supply voltage V_0 . Downward division of the alternating voltage component v_0 from the output of the power amplifier F_2 to the alternating voltage v_1 in the voltage divider R_3, R_1 and the superposition of this on the direct voltage V_1 enables the feed-back circuit to function for relatively high output signal levels from the power amplifier F_2 . The graphs illustrated in Figure 2 correspond to a down division up to one fifth. The voltage V_1 should suitably be equal to about half the supply voltage, which gives the greatest possible margin to the zero voltage and to the supply voltage V_0 . The feedback circuit functions also for very low output signal levels. For low output signal levels no down division is necessary, however, i.e. the resistor R_3 can then be excluded. However, the resistor R_1 is required for both high and low output signal levels, since the alternating voltage v_1 must be superposed

on a direct voltage for the input voltage of the comparator K always to exceed zero volts.

The value of the capacitance C_4 , the charging current I_3 and the current with which the capacitor is discharged through the comparator K determines, inter alia, how rapidly the control takes place after a load change on the power line. The discharge current is suitably about 100 times greater than the charging current I_3 . For equilibrium, the capacitor is here discharged during about 10% of the total time, which results in that the top value of the sum of voltages $V_1 + v_1$ will only insignificantly exceed the direct voltage V_2 . See Figure 2. The capacitance C_4 should be sufficiently large for the voltage across it not to be changed as much during a period that distortion occurs. The voltage v_4 across the capacitor C_4 will thus substantially be a direct voltage, the magnitude of which is responsive to the power line impedance and to the desired voltage amplitude of the output stage output signal.

If the currents I_1 and I_2 are equally as great and have the value I_0 , there is the approximate relationship $(1) R_1 \times I_0 + v_{10} = LR_2 \times I_0$, where v_{10} denotes the top value of the voltage v_1 . If v_{00} denotes the top value of the alternating voltage component v_0 , there is also applicable the approximate relationship $(2) v_{10} = v_{00} R_1 / (R_1 + R_3)$.

If (2) is inserted in (1) there is obtained that $v_{00} = (R_2 - R_1) \times I_0 \times (R_1 + R_3) / R_1$, i.e. v_{00} is approximately proportional to $R_2 - R_1$. The desired voltage amplitude of the output signal can be obtained therefrom, e.g. via suitable selection of the resistor R_2 .

The amplifiers F_1 and F_2 , comparator K, diode D and current generators I_1 - I_3 are suitably included in a single integrated circuit in practice, where the illustrated resistors, capacitors and coils are outside it, and thus can be adapted to the desired application. For example, it is essential that the resistor R_2 can be selected in dependence on the desired output signal level. Furthermore, the down division resistor R_3 should be able to be matched to the output signal level so that the alternating voltage component v_1 will be appropriately great.

An overvoltage protector for protecting against heavy transients from the power line is suitably applied in practice to the illustrated output stage outside the mentioned integrated circuit. Such a protector may be, for example, a resistor in series with the output of the power amplifier F_2 together with a Zener diode between the same output and ground. For the current sources I_1 and I_2 to give just as great and well defined currents irrespective of the supply voltage V_0 and the temperature, the integrated circuit is suitably provided with a voltage to current converter, which generates a current from the reference voltage, e.g. from a band gap reference. A reference resistor associated with the converter is also suitably placed outside the integrated circuit so that the resistance of the resistor can be well defined and independent of temperature. A second, equally as great current can be conventionally generated by current mirroring.

More exact sensing of the amplitude sent to the power line can be achieved by a further balance

circuit comprising a capacitor and a coil connected in series with the balanced circuit C_1 - L_1 . The coil shall then be inductively connected to the transformer T, and the voltage V_0 shall be connected between both balanced circuits. Here the capacitor C_3 is connected to the balanced circuit added in this way, instead of to the circuit C_1 - L_1 .

The currents I_1 and I_2 are, for example, 200×10^{-6} A. For a supply voltage of about 5 V the resistance R_1 is selected to be about 12.5×10^3 ohm, whereby the voltage V_1 is given the value 2.5 V. The capacitors C_3 and C_4 may each have, for example, a capacitance of 50 nF. The current I_3 is, for example 2×10^{-6} A.

As mentioned above, there is obtained an output stage with the described embodiment for power line signalling with which the voltage amplitude of the output signal is independent of the input signal amplitude, feed voltage magnitude and the power line impedance. In addition, a desired amplitude can be set in a simple way by suitable selection of the resistance of the resistor R_2 , for example, and can thus be caused to vary between high and very low values.

The described embodiment can of course be altered within the scope of the patent claims. For example, the direct voltage V_1 and V_2 can be partially built up via diodes in series with the resistors R_1 and R_2 . The number of diodes in series with each of the resistors is namely equal to three in such a case, which gives a voltage equal to just over two volts across each diode chain. With retained current strength from the current generators I_1 and I_2 the resistance R_1 may be selected to be about 2×10^3 ohm. The resistances R_2 and R_3 must also be matched to this embodiment. In the case where certain components are included in a single integrated circuit, as proposed above, the series-connected diode should also be included in this circuit. It is also conceivable to replace the current generator I_2 , resistor R_2 and optional diodes in series with it by a voltage source generating the voltage V_2 . It is naturally also conceivable to alter the illustrated circuits in a way such that the voltage across the capacitor C_4 decreases instead of increases when $V_1 + v_1$ are less than V_2 and vice versa.

Claims

1 Output stage with automatic level control for power line signalling, including a controlled amplifier (F_1) and a feedback circuit for sensing the output voltage ($V_0 + v_0$) of the output stage and feeding a control signal (v_4) to a control input of the controlled amplifier (F_1), characterized in that the feedback circuit includes a comparator (K) for comparing the sum of a first direct voltage (V_1) and an alternating voltage (v_1) which is responsive to the alternating voltage component (v_0) in the output voltage of the output stage with a second direct voltage (V_2), a capacitive element (C_4), connected to said control input, and

means (I₃, D, K) for changing the voltage (v₄) across the capacitive element (C₄) in one direction when said sum (V₁+v₁) is less than said second direct voltage (V₂) and for changing the voltage (v₄) across the capacitive element (C₄) in the other direction when said sum (V₁+v₁) is greater than said second direct voltage (V₂), whereby the voltage amplitude of said alternating voltage component (v₀) can be kept to a substantially constant value determined by said first (V₁) and second (V₂) direct voltage.

2 Output stage as claimed in claim 1, characterized in that the feedback circuit includes a first series circuit in which there is included a second capacitive element (C₃) for blocking the direct voltage component (V₀) in the voltage at the output of the output stage, and a first resistor (R₁), and that a current generator (I₁) is connected to a first point between said second capacitive element (C₃) and said first resistor (R₁) to achieve said first direct voltage (V₁) in said first point.

3 Output stage as claimed in 2, characterized in that the feedback circuit also includes a second series circuit, in which there is included a second resistor (R₂) and a second current generator (I₂) for achieving said second direct voltage (V₂) in a second point.

4 Output stage as claimed in claim 3, characterized in that in the first series circuit there is also included a given number, e.g. three, of diodes situated on the same side of said first point as said first resistor (R₁), and in that in the second series circuit there are also included said given number, e.g. three, of diodes situated on the same side of said second point as said second resistor (R₂).

5 Output stage as claimed in claims 2-4, characterized in that in the first series circuit there is included a third resistor (R₃), situated on the same side of said first point as said second capacitive element (C₃).

6 Output stage as claimed in claims 1-5, characterized in that the voltage (v₄) over the capacitive element (C₄) connected to said control input is altered in one direction by current supply from or to a current generator (I₃), and in that the voltage is altered in the other direction by a current to or from the output of the comparator (K).

7 Output stage as claimed in claims 1-6, characterized in that said alternating voltage (v₁), which is responsive to the alternating voltage component (V₀) in the output voltage of the output stage comprises, at least approximately, a predetermined portion of this alternating voltage component (v₀).

60

65

4

0267887




Fig.1

0267887




Fig.2



European Patent
Office

EUROPEAN SEARCH REPORT

Application number

EP 87850321.8

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl.4)
A	US-A-4 451 801 (MONTICELLI) ---		H 03 G 3/20 H 04 B 3/54
A	US-A-3 879 672 (MILANES) ---		
			TECHNICAL FIELDS SEARCHED (Int. Cl.4)
			H 03 G H 04 B H 04 M H 04 Q
The present search report has been drawn up for all claims			
Place of search STOCKHOLM		Date of completion of the search 4-12-1987	Examiner LANDSTRÖM R.
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document			

EPO form 1503 03 82